In this paper, a wide dynamic range (WDR) CMOS image sensor (CIS) with a charge splitting gate (SG) and two storage diodes (SDs) is presented. By using single-gate on/off control with the SG, photocurrent path to the first (SD1) or second storage diodes (SD2) is switched alternatively and periodically during exposure and signal electrons generated in a photodiode (PD) are transferred to and accumulated in the SD1 or SD2. By setting a large ratio of the off-time to on-time of the SG, two different sensitivity signals, which are originated by the same photodiode, are generated and a WDR image signal is obtained. This technique has a distinct advantage on mitigating the problem of motion artifact in WDR imaging with high and low sensitivity signals and flexible dynamic control of the dynamic range. An experimental WDR CMOS image sensor with 280 (H) × 406 (V)-pixel array consisting of 14 sub-arrays, each of which have 20 (H) × 406 (V) pixels, was implemented and tested. For the SG on/off-time ratio of 30 and 279, the DR of 93 dB and 104 dB, respectively, was demonstrated. The effect of the proposed WDR imaging operation on the reduced motion artifact was experimentally confirmed.
Introduction
Wide dynamic range (WDR) image sensors are recently required for a variety of applications including security systems and automobiles. Many techniques for extending their dynamic range based on CMOS image sensor (CIS) technology have been reported [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] . Toward the goal for developing practically-advantageous WDR image sensors, the WDR technique used in the designed image sensors should maintain important imaging quality factors and functions such as low noise, high sensitivity, high spatial resolution, less motion artifact, wide linear response and flexible control of the dynamic range below its attainable dynamic range. The LOFIC (lateral overflow integration capacitor) [7] [8] [9] is one of the well-performing and -balanced techniques for WDR image sensors. The possible issue of the LOFIC, however, is that the attainable dynamic range is determined and fixed by the size of capacitor used in the pixel. A flexible control of the dynamic range is not realized. To obtain a very wide dynamic range in relatively small-pixel imagers, a dedicated special process technology for building a trench structure [13] is required. The dual (multiple) sampling [4, 5, 12] is one of the very-practical WDR techniques. It requires reading long and short accumulation signals from the pixel. Fundamental imaging performances such as low noise, high sensitivity and good linearity are maintained and the dynamic range control is also very flexible. A possible problem of the dual sampling technique Figure 1 shows a conceptual circuit schematic diagram of the proposed wide dynamic range pixel. It has a photodiode (PD), a charge splitting gate (SG) switch transistor and two storage diodes. The storage diodes, SD1 and SD2, are connected to the PD through the SG and a virtual gate switch that works complementary to the SG. When the gate signal TX0 is set to high level, the photo-generated charge (Q S ) flows into SD2 and the charge flowing to SD1 is stopped by the virtual gate switch. When the TX0 is set to low level, the charge flowing to the SD2 is stopped by the SG, and Q S entirely flows into SD1. By turning the SG on and off periodically, the amount of charge stored in the SD1 and SD2 is controlled relatively accurately by the turn-on time of the SG if non-ideal effects such as finite switching time of the SG and light and photo-generated charge leakages are sufficiently suppressed. If this periodical switching speed in the SG is fast enough the motion artifact problem of the WDR signal reproduced by low and high sensitivity signals is mitigated. Figure 2 shows the timing diagram of accumulating photo charge in the SD1 and SD2. By periodically changing the gate signal of the SG, the accumulated photo charge ratio in the SD1 to that of the SD2 can be accurately controlled. The total photo-charge accumulation times in the SD1 and SD2, T a1 and T a2 are given by
and
respectively, where T ON is the gating time of the SG, or the time when TX0 is set to high level; T OFF is the time when TX0 is set to low level; T C is the cycle time of gating on and off of the SG and equals to T ON + T OFF ; N C is the number of accumulation cycles; and T a is the total accumulation time. The ratio of the sensitivity R S due to signal charges in the SD1 to that of the SD2 is simply determined by the ratio of the off-to on-time given by
if there is no uncontrolled photo-signal leakage current to the SD1 or SD2. Figure 3 shows how the alternative multiple long and short accumulations in two SDs reduce the motion artifact. It shows a one-dimensional model for simplicity. In Figure 3 , I(x,T1), I(x,T2) and I(x,T3) are one-dimensional signal light intensity profile models of an object projected on the sensor focal plane in the coordinate of column direction x, at the time T1, T2 and T3, respectively, where T3 >T2 >T1. It has a unit of W/m 2 , i.e., light power per area of the focal plane. The pixel signals SS(k) and SL(k) at the column number k, are resulted from short-time (Ta2) and long-time (Ta1) photo-charge accumulations in a pixel, respectively. The unit is in volt when the signal is read out at the pixel output. The coordinate x takes ⋅ p k p at the pixel center of the kth column, and the light intensity is assumed to be uniform within the pixel and it is given by ( , ) ⋅ p I k p t where pp is the pixel pitch. Since SS(k) and SL(k) are generated by the light intensity profile I(x,t) from T1 to T2 and from T2 to T3, respectively, they are expressed as (5) where KS is the proportionality constant. The object is supposed to be moving from left to right at a constant rate. Obviously, Ta1= T2 − T3 and Ta2= T1 − T2. In the case of one long accumulation and one short accumulation, as shown in Figure 3 , the signal intensity profiles due to accumulated photocharge signals in the SD1 and SD2 are as shown by SL and SS according to Equations (4) and (5) . Although all the symbols for photo-charge signals in Figure 3 are a function of the pixel column number k, they are expressed as a function of the pixel column coordinate x for the purpose of the In Figure 3 , I(x,T1), I(x,T2) and I(x,T3) are one-dimensional signal light intensity profile models of an object projected on the sensor focal plane in the coordinate of column direction x, at the time T1, T2 and T3, respectively, where T3 >T2 >T1. It has a unit of W/m 2 , i.e., light power per area of the focal plane. The pixel signals SS(k) and SL(k) at the column number k, are resulted from short-time (Ta2) and long-time (Ta1) photo-charge accumulations in a pixel, respectively. The unit is in volt when the signal is read out at the pixel output. The coordinate x takes ⋅ p k p at the pixel center of the kth column, and the light intensity is assumed to be uniform within the pixel and it is given by ( , ) ⋅ p I k p t where pp is the pixel pitch. Since SS(k) and SL(k) are generated by the light intensity profile I(x,t) from T1 to T2 and from T2 to T3, respectively, they are expressed as
S k K p I k p t dt
where KS is the proportionality constant. The object is supposed to be moving from left to right at a constant rate. Obviously, Ta1= T2 − T3 and Ta2= T1 − T2. In the case of one long accumulation and one short accumulation, as shown in Figure 3 , the signal intensity profiles due to accumulated photocharge signals in the SD1 and SD2 are as shown by SL and SS according to Equations (4) and (5) . Although all the symbols for photo-charge signals in Figure 3 are a function of the pixel column number k, they are expressed as a function of the pixel column coordinate x for the purpose of the In Figure 3 , I(x,T 1 ), I(x,T 2 ) and I(x,T 3 ) are one-dimensional signal light intensity profile models of an object projected on the sensor focal plane in the coordinate of column direction x, at the time T 1 , T 2 and T 3 , respectively, where T 3 >T 2 >T 1 . It has a unit of W/m 2 , i.e., light power per area of the focal plane. The pixel signals S S (k) and S L (k) at the column number k, are resulted from short-time (T a2 ) and long-time (T a1 ) photo-charge accumulations in a pixel, respectively. The unit is in volt when the signal is read out at the pixel output. The coordinate x takes k · p p at the pixel center of the kth column, and the light intensity is assumed to be uniform within the pixel and it is given byI(k · p p , t) where p p is the pixel pitch. Since S S (k) and S L (k) are generated by the light intensity profile I(x,t) from T 1 to T 2 and from T 2 to T 3 , respectively, they are expressed as
where K S is the proportionality constant. The object is supposed to be moving from left to right at a constant rate. Obviously, T a1 = T 2 − T 3 and T a2 = T 1 − T 2 . In the case of one long accumulation and one short accumulation, as shown in Figure 3 , the signal intensity profiles due to accumulated photo-charge signals in the SD1 and SD2 are as shown by S L and S S according to Equations (4) and (5) . Although all the symbols for photo-charge signals in Figure 3 are a function of the pixel column number k, they are expressed as a function of the pixel column coordinate x for the purpose of the correspondence to the light intensity profiles. Because of the motion of the object, the x-direction profile of the SD1 signal is blurred as S L while the x-direction profile of the SD2 signal is less-blurred as S S . The blurring in 
where S TH is the threshold level for judging if S L is saturated or not. S TH is set at a little smaller than the saturation level of the SD1, S L,SAT , corresponding to the full well capacity (FWC) of the SD1. Because of different amounts of motion blurs in S L and R S S S , the synthesized WDR signal has a structured distortion, as shown in S WDR of Figure 3a . This visible structured distortion is treated as a motion artifact and it is distinguished from the motion blurs due to the finite shutter time. Figure 3b shows the behavior of WDR imaging with alternative long and short accumulations in the SD1 and SD2 for the case of N c = 4. The totally accumulated signals in the SD1 and SD2 are denoted by Σ∆S L and Σ∆S S , respectively, where ∆S L and ∆S S are signal amplitudes for one cycle of accumulation. Because the durations of accumulation in the SD1 and SD2 are similar, the motion blurs of the Σ∆S L and Σ∆S S are also similar. Then, the one-dimensional profile of the synthesized WDR signal S WDR of Figure 3b has less structured distortion (motion artifact) than that in Figure 3a . Figure 3c shows the behavior of WDR imaging with alternative long and short accumulations in the SD1 and SD2 for the case of N c = infinity. Obviously, in this extreme case of alternative long and short accumulations in two SDs, the motion blurs of the Σ∆S L and Σ∆S S are the same and the WDR image signal S WDR of Figure 3c also has the same shape as that of Σ∆S L or Σ∆S S . 
where STH is the threshold level for judging if SL is saturated or not. STH is set at a little smaller than the saturation level of the SD1, SL,SAT, corresponding to the full well capacity (FWC) of the SD1.
Because of different amounts of motion blurs in SL and RS SS, the synthesized WDR signal has a structured distortion, as shown in SWDR of Figure 3a . This visible structured distortion is treated as a motion artifact and it is distinguished from the motion blurs due to the finite shutter time. Figure 3b shows the behavior of WDR imaging with alternative long and short accumulations in the SD1 and SD2 for the case of Nc = 4. The totally accumulated signals in the SD1 and SD2 are denoted by ΣΔSL and ΣΔSS, respectively, where ΔSL and ΔSS are signal amplitudes for one cycle of accumulation. Because the durations of accumulation in the SD1 and SD2 are similar, the motion blurs of the ΣΔSL and ΣΔSS are also similar. Then, the one-dimensional profile of the synthesized WDR signal SWDR of Figure 3b has less structured distortion (motion artifact) than that in Figure 3a . Figure 3c shows the behavior of WDR imaging with alternative long and short accumulations in the SD1 and SD2 for the case of Nc = infinity. Obviously, in this extreme case of alternative long and short accumulations in two SDs, the motion blurs of the ΣΔSL and ΣΔSS are the same and the WDR image signal SWDR of Figure 3c also has the same shape as that of ΣΔSL or ΣΔSS. The timing diagram for reading the two signals in the SD1 and SD2 is shown in Figure 4 . The reading of two SD signals is done with a sequential charge transfer from the SD1 and SD2 to a same floating diffusion (FD) node as a true CDS (correlated double sampling) manner. The true CDS readouts for the SD1 and SD2 are done by taking the difference (S 1 -R 1 ) of the first sampled reset level R 1 and the first sampled signal level S 1 and the difference (S 2 -R 2 ) of the second sampled reset level R 2 and the second sampled signal level S 2 , respectively. Because of the sharing of a common FD for two SD signals, the conversion gain to two SD signals is equalized. The timing diagram for reading the two signals in the SD1 and SD2 is shown in Figure 4 . The reading of two SD signals is done with a sequential charge transfer from the SD1 and SD2 to a same floating diffusion (FD) node as a true CDS (correlated double sampling) manner. The true CDS readouts for the SD1 and SD2 are done by taking the difference (S1-R1) of the first sampled reset level R1 and the first sampled signal level S1 and the difference (S2-R2) of the second sampled reset level R2 and the second sampled signal level S2, respectively. Because of the sharing of a common FD for two SD signals, the conversion gain to two SD signals is equalized. The WDR signal synthesis in each pixel is done by post processing. If a linear WDR signal is necessary, then the gain of RS is applied to the low-sensitivity signal and a linear WDR signal is constructed using Equation (6) . If a nonlinearly compressed WDR signal is necessary for displaying the WDR image, the gain applied to the low-sensitivity signal can be set to unity, as described in Section 4. There are many algorithms for displaying or printing the WDR image using multiple different-sensitivity signals in each pixel [16] . Post-processing is useful for flexibly applying algorithms for WDR image syntheses. Figure 5a shows the structure and layout (top view) of the proposed WDR pixel. The WDR pixel including circuits is designed to be included in the size of 7.1 μm × 7.1 μm with a 0.11 μm CIS technology. The pixel is designed such that the photo generated signal electrons in the photodiode (PD) is automatically transferred to the SD1 or SD2 according to the potential profiles made by three kinds of n-type layers and the potential control with the charge splitting gate (SG). The PD is made by two n-type doping regions with n1 and n2 layers to create a built-in drift field to transport the photo-carriers from n1 region to n1 + n2 channel regions. The SG is located along the n1 + n2 channel and controls the photo carriers flowing to the SD1 and SD2. The cross sections along A-A' and B-B' lines in Figure 5a are shown in Figure 5b ,c, respectively, and the conceptual potential distributions of the route from the PD to SD1 (A-A') and from the PD to SD2 (B-B') are shown in Figure 5d ,e, respectively. To focus only on the operation of charge transfer from the PD to SD1 or SD2, the structures and corresponding potential profiles regarding the transfer gates (TX1 and TX2) and the floating diffusions (FD1 and FD2) are not shown in Figure 5b -e. When the gate voltage of the SG is low, the SG is turned off and the potential profile in the n1 + n2 channel becomes as shown by the dashed line in Figure 5d ,e. Then, the photo-generated electrons are transferred to the SD1 by the builtin drift field in the n1 + n2 channel. When the gate voltage of the SG is high, the SG is turned on and a potential dip, as shown by the solid-line in Figure 5d , is created in the n1 + n2 channel. This potential dip captures photo-electrons and disturbs the transportation of them to the SD1. The captured photoelectrons in the potential dip is once transferred to the channel region of the SG and then moved to the SD2 when the SG is turned off again because of the stepwise potential of the channel region of the SG. The potential-well depth of the SD1 or SD2 is controlled by the third n-type doping layer n3. The areas for the SD1 or SD2 are light-shielded with metal layers for making a large sensitivity ratio The WDR signal synthesis in each pixel is done by post processing. If a linear WDR signal is necessary, then the gain of R S is applied to the low-sensitivity signal and a linear WDR signal is constructed using Equation (6) . If a nonlinearly compressed WDR signal is necessary for displaying the WDR image, the gain applied to the low-sensitivity signal can be set to unity, as described in Section 4. There are many algorithms for displaying or printing the WDR image using multiple different-sensitivity signals in each pixel [16] . Post-processing is useful for flexibly applying algorithms for WDR image syntheses. Figure 5a shows the structure and layout (top view) of the proposed WDR pixel. The WDR pixel including circuits is designed to be included in the size of 7.1 µm × 7.1 µm with a 0.11 µm CIS technology. The pixel is designed such that the photo generated signal electrons in the photodiode (PD) is automatically transferred to the SD1 or SD2 according to the potential profiles made by three kinds of n-type layers and the potential control with the charge splitting gate (SG). The PD is made by two n-type doping regions with n 1 and n 2 layers to create a built-in drift field to transport the photo-carriers from n 1 region to n 1 + n 2 channel regions. The SG is located along the n 1 + n 2 channel and controls the photo carriers flowing to the SD1 and SD2. The cross sections along A-A' and B-B' lines in Figure 5a are shown in Figure 5b ,c, respectively, and the conceptual potential distributions of the route from the PD to SD1 (A-A') and from the PD to SD2 (B-B') are shown in Figure 5d ,e, respectively. To focus only on the operation of charge transfer from the PD to SD1 or SD2, the structures and corresponding potential profiles regarding the transfer gates (TX1 and TX2) and the floating diffusions (FD1 and FD2) are not shown in Figure 5b -e. When the gate voltage of the SG is low, the SG is turned off and the potential profile in the n 1 + n 2 channel becomes as shown by the dashed line in Figure 5d ,e. Then, the photo-generated electrons are transferred to the SD1 by the built-in drift field in the n 1 + n 2 channel. When the gate voltage of the SG is high, the SG is turned on and a potential dip, as shown by the solid-line in Figure 5d , is created in the n 1 + n 2 channel. This potential dip captures photo-electrons and disturbs the transportation of them to the SD1. The captured photo-electrons in the potential dip is once transferred to the channel region of the SG and then moved to the SD2 when the SG is turned off again because of the stepwise potential of the channel region of the SG. The potential-well depth of the SD1 or SD2 is controlled by the third n-type doping layer n 3 . The areas for the SD1 or SD2 are In the actual pixel layout patterns, the n2 doping layer is extended to the center of the PD for creating a distinct built-in drift field to transfer all the photo-electrons to the site close to the SG gate, and the n3 doping layer is shaped for making the perfect charge transfer from the SD1 and SD2 to the floating diffusion nodes, FD1 and FD2, respectively, easier. Another important design issue of this pixel is the charge splitting capability by the SG gate. Ideally, the SG and the structure near the SG gate must be designed such that all the photo-electrons created in the PD are transferred to the SD2 when the SG is turned on and to the SD1 when the SG is turned off. Figure 6 shows simulated 2-D potential plots of the pixel for the SG turned off (Figure 6a ) and the SG turned on (Figure 6b ). The gate voltages of the SG are 3.3 V and −1 V for turning on and turning off, respectively. A device simulator, SPECTRA [17] (Link Research Corp.), was used for these and the following simulations. These 2D potential plots show the maximum potential in the depth (z-axis) range from 0 to 3 μm. Electron paths initiated by eight surrounding points of the photodiode are also shown when the SG is −1 V and when the SG is 3.3 V. This helps to understand that photo-electrons generated in the photo-diode area are mostly once gathered to the center of photodiode and then transferred to the final destination, that is, the inside of the SD1 with the SG of −1 V and the inside of the SG with the SG voltage of 3.3 V. In the actual pixel layout patterns, the n 2 doping layer is extended to the center of the PD for creating a distinct built-in drift field to transfer all the photo-electrons to the site close to the SG gate, and the n 3 doping layer is shaped for making the perfect charge transfer from the SD1 and SD2 to the floating diffusion nodes, FD1 and FD2, respectively, easier. Another important design issue of this pixel is the charge splitting capability by the SG gate. Ideally, the SG and the structure near the SG gate must be designed such that all the photo-electrons created in the PD are transferred to the SD2 when the SG is turned on and to the SD1 when the SG is turned off. Figure 6 shows simulated 2-D potential plots of the pixel for the SG turned off (Figure 6a ) and the SG turned on (Figure 6b ). The gate voltages of the SG are 3.3 V and −1 V for turning on and turning off, respectively. A device simulator, SPECTRA [17] (Link Research Corp.), was used for these and the following simulations. These 2D potential plots show the maximum potential in the depth (z-axis) range from 0 to 3 µm. Electron paths initiated by eight surrounding points of the photodiode are also shown when the SG is −1 V and when the SG is 3.3 V. This helps to understand that photo-electrons generated in the photo-diode area are mostly once gathered to the center of photodiode and then transferred to the final destination, that is, the inside of the SD1 with the SG of −1 V and the inside of the SG with the SG voltage of 3.3 V.
Pixel Design

A problem of the charge overflow from the SD1 to the SD2 may happen if a sufficient potential barrier is not created at the edge of the SD1 near the SG gate. This potential barrier must be large enough, even though the SG is turned on and a large amount of charge is accumulated in the SD1. The width and height of the channel region near the SG gate, which are indicated by "W" and "H" in Figure 5a , are important for realizing the charge splitting capability by the SG gate and for creating a potential barrier to prevent the overflow from the SD1 to the SD2 when the SG is turned on. The "W" and "H" of the pixel used in the design shown in Figure 5a are 0.9 µm and 1.0 µm, respectively. Figure 7a ,b shows the 1-D potential plots corresponding to the cross-sections along A-A' and B-B' lines in Figure 7 , respectively, for the SG on (red curve) and the SG off (blue curve). When the SG is turned on, a small potential dip is created near the SG gate in A-A' line potential profile so that photo-electrons from the PD are dropped in the dip, and the potential profile of the B-B' line attracts the electrons in the potential dip to be transferred to the channel under the SG gate. When the SG is turned off, the electrons in the channel under the SG gate is transferred to the SD2, and photo-electrons from the PD are blocked by the large potential barrier in the B-B' potential profile for not transferring to the SD2 and are transferred to the SD1. To prevent the charge overflow from the SD1 to SD2, the off-gate voltage of the TX1 is set to relatively high voltage of 0.5 V during exposure. The full-well capacity of the SD1 and SD2 are 6,600 e-and 8,400 e-, respectively. A problem of the charge overflow from the SD1 to the SD2 may happen if a sufficient potential barrier is not created at the edge of the SD1 near the SG gate. This potential barrier must be large enough, even though the SG is turned on and a large amount of charge is accumulated in the SD1. The width and height of the channel region near the SG gate, which are indicated by "W" and "H" in Figure 5a , are important for realizing the charge splitting capability by the SG gate and for creating a potential barrier to prevent the overflow from the SD1 to the SD2 when the SG is turned on. The "W" and "H" of the pixel used in the design shown in Figure 5a are 0.9 μm and 1.0 μm, respectively. Figure 7a ,b shows the 1-D potential plots corresponding to the cross-sections along A-A' and B-B' lines in Figure 7 , respectively, for the SG on (red curve) and the SG off (blue curve). When the SG is turned on, a small potential dip is created near the SG gate in A-A' line potential profile so that photo-electrons from the PD are dropped in the dip, and the potential profile of the B-B' line attracts the electrons in the potential dip to be transferred to the channel under the SG gate. When the SG is turned off, the electrons in the channel under the SG gate is transferred to the SD2, and photoelectrons from the PD are blocked by the large potential barrier in the B-B' potential profile for not transferring to the SD2 and are transferred to the SD1. To prevent the charge overflow from the SD1 to SD2, the off-gate voltage of the TX1 is set to relatively high voltage of 0.5 V during exposure. The full-well capacity of the SD1 and SD2 are 6,600 e-and 8,400 e-, respectively. A problem of the charge overflow from the SD1 to the SD2 may happen if a sufficient potential barrier is not created at the edge of the SD1 near the SG gate. This potential barrier must be large enough, even though the SG is turned on and a large amount of charge is accumulated in the SD1. The width and height of the channel region near the SG gate, which are indicated by "W" and "H" in Figure 5a , are important for realizing the charge splitting capability by the SG gate and for creating a potential barrier to prevent the overflow from the SD1 to the SD2 when the SG is turned on. The "W" and "H" of the pixel used in the design shown in Figure 5a are 0.9 μm and 1.0 μm, respectively. Figure 7a ,b shows the 1-D potential plots corresponding to the cross-sections along A-A' and B-B' lines in Figure 7 , respectively, for the SG on (red curve) and the SG off (blue curve). When the SG is turned on, a small potential dip is created near the SG gate in A-A' line potential profile so that photo-electrons from the PD are dropped in the dip, and the potential profile of the B-B' line attracts the electrons in the potential dip to be transferred to the channel under the SG gate. When the SG is turned off, the electrons in the channel under the SG gate is transferred to the SD2, and photoelectrons from the PD are blocked by the large potential barrier in the B-B' potential profile for not transferring to the SD2 and are transferred to the SD1. To prevent the charge overflow from the SD1 to SD2, the off-gate voltage of the TX1 is set to relatively high voltage of 0.5 V during exposure. The full-well capacity of the SD1 and SD2 are 6,600 e-and 8,400 e-, respectively. barrier uncontrollable by the SG is created between the PD and SD1. The "W" of 0.9 µm or 1.1 µm is good for controlling the photo-charge flow to the SD1 or SD2, but the "W" of 0.9 µm is a little better for the channel potential height for preventing charge in the SD1 spilling over to the SD2. Figure 8c,d shows the potential plots for the SG on and off, respectively, for a fixed "W" of 0.9 µm and "H" of 0.6 µm, 1.0 µm and 1.3 µm. The "H" of 0.6 µm does not have enough potential height for preventing charge in the SD1 spilling over to the SD2 when the SG is on. The "H" of 1.3 µm has a small potential barrier to the SD1 in the channel. The "H" of 1.0 µm is a well-balanced choice for the potential barrier to the SD1 and the potential height of the channel for preventing the charge spillover from the SD1 to SD2. Since the modeling for these simulations is not perfectly accurate, several designs with different dimensions of "W" and "H" were implemented in a test CIS chip. The results of implementations with variations of "W" and "H" are discussed in Section 4. μm or 1.1 μm is good for controlling the photo-charge flow to the SD1 or SD2, but the "W" of 0.9 μm is a little better for the channel potential height for preventing charge in the SD1 spilling over to the SD2. Figure 8c ,d shows the potential plots for the SG on and off, respectively, for a fixed "W" of 0.9 μm and "H" of 0.6 μm, 1.0 μm and 1.3 μm. The "H" of 0.6 μm does not have enough potential height for preventing charge in the SD1 spilling over to the SD2 when the SG is on. The "H" of 1.3 μm has a small potential barrier to the SD1 in the channel. The "H" of 1.0 μm is a well-balanced choice for the potential barrier to the SD1 and the potential height of the channel for preventing the charge spillover from the SD1 to SD2. Since the modeling for these simulations is not perfectly accurate, several designs with different dimensions of "W" and "H" were implemented in a test CIS chip. The results of implementations with variations of "W" and "H" are discussed in Section 4. 
Implementation and Experimental Results
An experimental CIS chip for testing the proposed WDR pixels was implemented with a 0.11-µm CIS technology. Figure 9a shows a CIS chip photograph with the proposed WDR pixel arrays using two storage diodes. For reading image signals from the WDR pixel with low noise and wide dynamic range characteristics, multiple-sampling-based column parallel 17-bit ADC was used [18] . To obtain 17-bit noise-cancelled digital signal, the reset and photo-signal levels of the pixel output were sampled 32 times for the multiple-sampling-based A/D conversion, which is also called a folding-integration A/D conversion (FI-ADC). The FI-ADC produced 5-bit MSB (more significant bits) digital codes and an amplified analog residue, which was converted to 13-bit LSB (less significant bits) digital codes using a cyclic-based A/D conversion. The final 17-bit digital code was produced by combining MSB (5bits) and LSB (13bits) codes (=5 + 13 -1 = 17 bits) and taking the difference of those for reset and photo-signal levels. This operation is equivalent to performing a CMS (correlated multiple sampling) in digital domain and therefore the pixel source follower's thermal and 1/f noises were effectively reduced, while canceling reset noise and fixed pattern noise.
To experimentally find the good design for solving the problem of charge spillover from the SD1 to SD2, seven different pixel arrays whose dimensions of "W" and "H" are as shown in Figure 9b ,c 
An experimental CIS chip for testing the proposed WDR pixels was implemented with a 0.11-µm CIS technology. Figure 9a shows a CIS chip photograph with the proposed WDR pixel arrays using two storage diodes. For reading image signals from the WDR pixel with low noise and wide dynamic range characteristics, multiple-sampling-based column parallel 17-bit ADC was used [18] . To obtain 17-bit noise-cancelled digital signal, the reset and photo-signal levels of the pixel output were sampled 32 times for the multiple-sampling-based A/D conversion, which is also called a folding-integration A/D conversion (FI-ADC). The FI-ADC produced 5-bit MSB (more significant bits) digital codes and an amplified analog residue, which was converted to 13-bit LSB (less significant bits) digital codes using a cyclic-based A/D conversion. The final 17-bit digital code was produced by combining MSB (5bits) and LSB (13bits) codes (=5 + 13 -1 = 17 bits) and taking the difference of those for reset and photo-signal levels. This operation is equivalent to performing a CMS (correlated multiple sampling) in digital domain and therefore the pixel source follower's thermal and 1/f noises were effectively reduced, while canceling reset noise and fixed pattern noise. The photo-response characteristics of the SD1 and SD2 signals for six pixel arrays (PA1-PA6) are shown in Figure 10 . These curves were measured by white light with a light source box (Kyoritsu, LB-8623). The gate voltages of the SG used for this and the following measurements were 3.3 V and −1 V for turning on and turning off, respectively. The setting of RS (the ratio of TON to TOFF) was 30. With this setting, the sensitivity ratio of the SD1 signal to that of the SD2 was 30. In these six curves, PA 1 and PA4 had a nonlinear response in the SD2 signal when the SD1 signal was saturated. This indicates that the charge spillover occurred in these two designs because PA1 and PA4 had the relatively small "H" of 0.6 μm compared to other designs with the "H" of 1.0 μm or 1.3 μm. This tendency agrees with the simulation results in Figure 9 . Although the design with "H" of 1.3 μm (PA3) had a small potential barrier between the PD and SD1, a distinct difference from that with "H" of 1.0 μm (PA2) was not observed in the linearity measurements.
As shown in Figures 7 and 8 , the potential in the channel of the TX1 when it is turned off is set quite close to but a little higher than the potential of the channel near the SG to prevent crosstalk from the SD1 to SD2 while maximizing full well capacity of the SD1. To carefully check the crosstalk from the SD1 to SD2, the photo-response curves of the SD2 signal for the six pixel arrays are plotted by linear-scale and the nonlinearity errors were measured. The illumination range used for the nonlinearity measurement was 0-1920 lux, and the maximum error was calculated as percent to the full-scale signal range corresponding to the illumination range. In PA1 and PA4, the nonlinearity errors were 48.0% and 55.0%, respectively. These large errors can also be seen in Figure 10 . In PA2, PA3, PA5 and PA6, the nonlinearity errors were 1.06%, 0.79%, 1.26% and 0.84%, respectively. PA5 ("W" = 1.1 μm, "H" = 1.0 μm) had relatively large nonlinearity because of a higher channel potential near the SG. Since pixel arrays PA2 and PA3 had relatively good linearity and were adjacent each other at the focal plane, these two designs were mainly used for the following characterization and imaging test of the sensor. Figure 11a shows linearity characteristics of the SD2 signal for various on/off-time ratios Rs of the SG. This ratio is controlled by the number of SG pulses as shown in the timing diagram in Figure  4 . The setting of RS (the ratio of TON to TOFF) was changed to 7, 30, 111 and 279. The sensitivity of the To experimentally find the good design for solving the problem of charge spillover from the SD1 to SD2, seven different pixel arrays whose dimensions of "W" and "H" are as shown in Figure 9b ,c were included. Each pixel array, named PA1-PA7, has 406 vertical and 20 horizontal pixels. The pixel size is 7.1 µm × 7.1 µm.
The photo-response characteristics of the SD1 and SD2 signals for six pixel arrays (PA1-PA6) are shown in Figure 10 . These curves were measured by white light with a light source box (Kyoritsu, LB-8623). The gate voltages of the SG used for this and the following measurements were 3.3 V and −1 V for turning on and turning off, respectively. The setting of R S (the ratio of T ON to T OFF ) was 30. With this setting, the sensitivity ratio of the SD1 signal to that of the SD2 was 30. In these six curves, PA 1 and PA4 had a nonlinear response in the SD2 signal when the SD1 signal was saturated. This indicates that the charge spillover occurred in these two designs because PA1 and PA4 had the relatively small "H" of 0.6 µm compared to other designs with the "H" of 1.0 µm or 1.3 µm. This tendency agrees with the simulation results in Figure 9 . Although the design with "H" of 1.3 µm (PA3) had a small potential barrier between the PD and SD1, a distinct difference from that with "H" of 1.0 µm (PA2) was not observed in the linearity measurements.
As shown in Figures 7 and 8 , the potential in the channel of the TX1 when it is turned off is set quite close to but a little higher than the potential of the channel near the SG to prevent crosstalk from the SD1 to SD2 while maximizing full well capacity of the SD1. To carefully check the crosstalk from the SD1 to SD2, the photo-response curves of the SD2 signal for the six pixel arrays are plotted by linear-scale and the nonlinearity errors were measured. The illumination range used for the nonlinearity measurement was 0-1920 lux, and the maximum error was calculated as percent to the full-scale signal range corresponding to the illumination range. In PA1 and PA4, the nonlinearity errors were 48.0% and 55.0%, respectively. These large errors can also be seen in Figure 10 . In PA2, PA3, PA5 and PA6, the nonlinearity errors were 1.06%, 0.79%, 1.26% and 0.84%, respectively. PA5 ("W" = 1.1 µm, "H" = 1.0 µm) had relatively large nonlinearity because of a higher channel potential near the SG. Since pixel arrays PA2 and PA3 had relatively good linearity and were adjacent each other at the focal plane, these two designs were mainly used for the following characterization and imaging test of the sensor. Figure 11a shows linearity characteristics of the SD2 signal for various on/off-time ratios R s of the SG. This ratio is controlled by the number of SG pulses as shown in the timing diagram in Figure 4 . The setting of R S (the ratio of T ON to T OFF ) was changed to 7, 30, 111 and 279. The sensitivity of the SD2 signal was controlled largely by the setting of R s . Figure 11b shows the relationship between the measured sensitivity ratio and the settings of R s (the ratio of T ON to T OFF ). The sensitivity ratio was measured by the ratio of the output level of the SD1 to that of the SD2 at the illuminance level of 64 lux, i.e. 85% of the illumination level (= 75 lux) at which the SD1 signal was saturated. In Figure 11b , the dashed line shows the ideal case that the actual sensitivity ratio of the implemented WDR image sensor was the same as R S (the ratio of T ON to T OFF ), which means the sensitivity ratio was accurately set. This was our goal. The measured sensitivity ratio was relatively accurate at R s of around 30. For small R s , the measured sensitivity ratio was larger than R s , and, for large R s , the measured sensitivity ratio was smaller than R s and was limited to 107 even if the R s was set to 279. This is because there were light and charge leakages to the SD1 and SD2 from the photodiode. SD2 signal was controlled largely by the setting of Rs. Figure 11b shows the relationship between the measured sensitivity ratio and the settings of Rs (the ratio of TON to TOFF). The sensitivity ratio was measured by the ratio of the output level of the SD1 to that of the SD2 at the illuminance level of 64 lux, i.e. 85% of the illumination level (= 75 lux) at which the SD1 signal was saturated. In Figure 11b , the dashed line shows the ideal case that the actual sensitivity ratio of the implemented WDR image sensor was the same as RS (the ratio of TON to TOFF), which means the sensitivity ratio was accurately set. This was our goal. The measured sensitivity ratio was relatively accurate at Rs of around 30. For small Rs, the measured sensitivity ratio was larger than Rs, and, for large Rs, the measured sensitivity ratio was smaller than Rs and was limited to 107 even if the Rs was set to 279. This is because there were light and charge leakages to the SD1 and SD2 from the photodiode. Figure 12a shows the measured linearity characteristics for the SD1 and SD2 signals for the Rs of 30. To find the linearity of the SD1 signal at the noise level, a Neutral-Density (ND) filter with the attenuation ratio of 1/32 was used. The measured temporal noise in the SD1 signal was 3.2e − . With this noise level, the minimum illuminance level at which the SNR was 1 (0 dB) was 0.07 lux. The saturation level of the SD2 signal was 3 klux Therefore, the dynamic range with this setting was 92.6 dB. Figure 12b shows linearity plots for the combination of the SD1 and SD2 signals using Equation (4). The lowest sensitivity ratio of the SD2 to the SD1 signals was 1/107 for the Rs of 279. With this setting of the SD2 sensitivity, the saturation level of the SD2 signal was 14 klux, and the attainable maximum dynamic range is as 104 dB. Table 1 shows the performance summary of the implemented CIS chip. Figure 11 . Measured photo-response characteristics for SD2 linearity and sensitivity ratio. Figure 12a shows the measured linearity characteristics for the SD1 and SD2 signals for the R s of 30. To find the linearity of the SD1 signal at the noise level, a Neutral-Density (ND) filter with the attenuation ratio of 1/32 was used. The measured temporal noise in the SD1 signal was 3.2e − . With this noise level, the minimum illuminance level at which the SNR was 1 (0 dB) was 0.07 lux. The saturation level of the SD2 signal was 3 klux Therefore, the dynamic range with this setting was 92.6 dB. Figure 12b shows linearity plots for the combination of the SD1 and SD2 signals using Equation (4). The lowest sensitivity ratio of the SD2 to the SD1 signals was 1/107 for the R s of 279. With this setting of the SD2 sensitivity, the saturation level of the SD2 signal was 14 klux, and the attainable maximum dynamic range is as 104 dB. Table 1 shows the performance summary of the implemented CIS chip.
To evaluate the effect of the alternative multiple long and short accumulation technique for reduced motion-artifact WDR imaging, a wide dynamic range scene with a high-speed moving object was captured with the implemented CIS chip. To evaluate the effect of the alternative multiple long and short accumulation technique for reduced motion-artifact WDR imaging, a wide dynamic range scene with a high-speed moving object was captured with the implemented CIS chip.
The implemented experimental CIS chip contained seven kinds of pixel sub-arrays, as shown in Figure 9 , and the sub-arrays PA2, PA3, PA5 and PA6 had good linearity, as shown in Figure 10 . In the following imaging experiments, PA2 and PA3 were used for the evaluation of the motion artifact, Figure 12 . Measured photo-response characteristics including low light levels and combined photo-response. The implemented experimental CIS chip contained seven kinds of pixel sub-arrays, as shown in Figure 9 , and the sub-arrays PA2, PA3, PA5 and PA6 had good linearity, as shown in Figure 10 . In the following imaging experiments, PA2 and PA3 were used for the evaluation of the motion artifact, although the image is taken by the whole array. A wide dynamic range signal for displaying images D WDR was obtained by using a long accumulation signal S L (SD1 signal) and short accumulation signal S S (SD2 signal) and with a simple piecewise-linear curve synthesis expressed as
where D max is the maximum digital number for displaying and S S,SAT is the saturation signal level of the SD2 signal. Equation (7) is graphically expressed in Figure 13 . In the following imaging tests, S TH was set at 85% of the saturation signal level S L,SAT . In Equation (7) Figure 14 were captured with the implemented chip, but the signal accumulation in the SD1 and SD2 was done by the conventional operation, i.e., the SD1 signal was acquired by one-time long accumulation of 31.2 ms, and, after that, the SD2 signal was acquired by one short-time accumulation of 1.06 ms. In the scene, a chopper blade was rotating at 180 rpm. The background in the scene was very dark and the white chopper blade was very bright, which were captured by S L (SD1 signal) and short accumulation signal S S (SD2 signal).
As shown in Figure 14 , a motion artifact at around the edge of the chopper blade was observed. Figure 15 shows the images taken with the proposed alternative multiple long and short signal accumulations. One SG-on time was 57.5 µs and it was repeated 18 times. With this setting, the total accumulation time for the SD2 signal was 1.035 ms. One SG-off time for signal accumulation in the SD1 was set to 1782.5 µs (=57.5 µs × 31) and it was repeated 17 times alternatively with accumulating for the SD2 (SG: on). Including the extra 862.5 µs, the total accumulation time for the SD1 signal was 31.165 ms. R S , the ratio of sensitivity being 31.165/1.035 30. although the image is taken by the whole array. A wide dynamic range signal for displaying images DWDR was obtained by using a long accumulation signal SL (SD1 signal) and short accumulation signal SS (SD2 signal) and with a simple piecewise-linear curve synthesis expressed as
where Dmax is the maximum digital number for displaying and SS,SAT is the saturation signal level of the SD2 signal. Equation (7) is graphically expressed in Figure 13 . In the following imaging tests, STH was set at 85% of the saturation signal level SL,SAT. In Equation (7) Figure 14 were captured with the implemented chip, but the signal accumulation in the SD1 and SD2 was done by the conventional operation, i.e., the SD1 signal was acquired by one-time long accumulation of 31.2 ms, and, after that, the SD2 signal was acquired by one short-time accumulation of 1.06 ms. In the scene, a chopper blade was rotating at 180 rpm. The background in the scene was very dark and the white chopper blade was very bright, which were captured by SL (SD1 signal) and short accumulation signal SS (SD2 signal). As shown in Figure 14 , a motion artifact at around the edge of the chopper blade was observed. Figure 13 . Graphical expression of Equation (7) (relationship between DWDR and illuminance (L) together with the curves for SL and SS versus L). Figure 15 shows the images taken with the proposed alternative multiple long and short signal accumulations. One SG-on time was 57.5 μs and it was repeated 18 times. With this setting, the total accumulation time for the SD2 signal was 1.035 ms. One SG-off time for signal accumulation in the SD1 was set to 1782.5 μs (=57.5μs × 31) and it was repeated 17 times alternatively with accumulating for the SD2 (SG: on). Including the extra 862.5 μs, the total accumulation time for the SD1 signal was Figure 13 . Graphical expression of Equation (7) (relationship between D WDR and illuminance (L) together with the curves for S L and S S versus L).
Because of the duration of signal accumulations, in each pixel for SD1 and SD2 signals were almost the same using the alternative multiple long and short signal accumulation technique. Natural motion blur was observed only at around the edge of the chopper blade, indicating the effectiveness of the proposed WDR pixel for the reduced motion artifact. 
Discussions
In this section, a comparison of the proposed wide dynamic range CMOS image sensors with other technologies and the possible future works are discussed.
In Table 2 , a comparison of the proposed WDR technique with two typical and well-established WDR Techniques is shown. Dual sampling [1] and multiple sampling [12] are practical and advantageous techniques for extending the dynamic range. The dynamic range is controlled very flexibly and in very wide range by reading two different accumulation-time signals from the same pixel in one frame. Attainable dynamic range is also very high and it is relatively easily applicable to small pixel because no modification to pixels is necessary. The possible issue is the motion artifact when the object is moving because of the difference of the charge accumulation timing of the two signals. The WDR image sensor with LOFIC (lateral overflow integration capacitor) pixels is another Because of the duration of signal accumulations, in each pixel for SD1 and SD2 signals were almost the same using the alternative multiple long and short signal accumulation technique. Natural motion blur was observed only at around the edge of the chopper blade, indicating the effectiveness of the proposed WDR pixel for the reduced motion artifact. 
In Table 2 , a comparison of the proposed WDR technique with two typical and well-established WDR Techniques is shown. Dual sampling [1] and multiple sampling [12] are practical and advantageous techniques for extending the dynamic range. The dynamic range is controlled very flexibly and in very wide range by reading two different accumulation-time signals from the same pixel in one frame. Attainable dynamic range is also very high and it is relatively easily applicable to small pixel because no modification to pixels is necessary. The possible issue is the motion artifact when the object is moving because of the difference of the charge accumulation timing of the two signals. The WDR image sensor with LOFIC (lateral overflow integration capacitor) pixels is another Because of the duration of signal accumulations, in each pixel for SD1 and SD2 signals were almost the same using the alternative multiple long and short signal accumulation technique. Natural motion blur was observed only at around the edge of the chopper blade, indicating the effectiveness of the proposed WDR pixel for the reduced motion artifact.
In Table 2 , a comparison of the proposed WDR technique with two typical and well-established WDR Techniques is shown. Dual sampling [1] and multiple sampling [12] are practical and advantageous techniques for extending the dynamic range. The dynamic range is controlled very flexibly and in very wide range by reading two different accumulation-time signals from the same pixel in one frame. Attainable dynamic range is also very high and it is relatively easily applicable to small pixel because no modification to pixels is necessary. The possible issue is the motion artifact when the object is moving because of the difference of the charge accumulation timing of the two signals. The WDR image sensor with LOFIC (lateral overflow integration capacitor) pixels is another practical technique for extending the dynamic range. The important advantage is the good SNR at high-illumination region because signal charges are linearly accumulated with a large-size capacitor. Motion artifact is also small because it uses seamless linear integration of photo-generated electrons from dark to bright scene. A possible issue is the small pixel applicability and the attainable dynamic range with the small-size pixel. This is because the dynamic range is limited by the capacitor size used in each pixel. The proposed technique using two storage diodes (capacitors) with different accumulation time ratio but almost the same duration using alternative multiple-time charge transfer is a well-balanced technique. The problem of motion artifact in the WDR image sensors with two accumulation-time signals is solved. The dynamic range can be flexibly and widely controlled, and the attainable dynamic range is also sufficiently high. Since this paper reports a basic study on WDR image sensors with two storage diodes (SDs) whose charge accumulations are flexibly controlled, there are many issues to be improved toward a higher-performance WDR image sensor with practical merits. Currently, the full-well capacity of the SD1 is limited to 3500 e − with the size of 3.9 × 1.8 µm 2 , that is 500 e − /µm 2 , which is quite small compared with the charge density of pinned photodiodes of standard CMOS image sensor technology, where more than 5000 e − /µm 2 can be realized depending on the process technology used. The noise level achieved was also not surprisingly small when compared with CIS chips with the same column ADC technology [19] , where the read noise level below 1 e − has been realized. With improvements of the full well capacity and the read noise, a proposed WDR image sensor with the dynamic range of more than 120 dB, for example, will be realized.
Presently, the measured sensitivity ratio is different from R S (the ratio of the turn-off to turn-on time of the SG) particularly if R S is set to a very-large ratio. The reduction of the photo and charge leakages in the storage diodes for better controllability of the sensitivity ratio of the SD1 to SD2 signals is another important issue for a better pixel photo response non-uniformity (PRNU) and the reduction of pixie-to-pixel deviation of the nonlinearity at switching point of the SD1 and SD2 in the synthesized WDR signals. The optimization of microlens, light shielding structures, and photo-charge shielding structures for photo-electrons generated in the deep inside of silicon will be necessary for better light and charge shielding in the SD1 and SD2. To do this, more advanced simulations with combined optical/electrical simulation tools would be useful. These are left as a future work.
The effectiveness of the technique proposed for reducing the motion artifact in the synthesized WDR image was not quantitatively evaluated. To do this, we need to build a model for quantitatively calculating the amount of motion artifacts, define quantitative parameters and specify conditions for evaluating the motion artifacts such as the speed of moving object, imager's readout speed, type of shutters (global or rolling), either moving picture or still image and consideration of human perception.
These are important for the next stage of study with adaptive dynamic control for minimizing visible motion artifact, maximizing the SNR and optimizing the dynamic range to the scene.
Conclusions
A wide dynamic range (WDR) CMOS image sensor (CIS) using two storage diodes (SDs) and a charge splitting gate (SG) is proposed and a proof-of-concept CIS chip was implemented and evaluated. By splitting the signal electrons from the pinned photodiode (PPD) to two storage diodes (SD1 and SD2), the dynamic range (DR) of the image sensor is flexibly and accurately controlled by the on/off ratio of the SG. Using the alternative multiple long and short accumulations in two storage diodes in each pixel, a reproduced WDR image with reduced motion artifact and the dynamic range of larger than 90 dB is realized. For wider dynamic range, better image quality and more accurate dynamic-range control, increase of the full-well capacity in the storage diodes and reduction of light and charge leakage will be necessary. 
